A logic design front-end for improved engineering productivity
DAC '83 Proceedings of the 20th Design Automation Conference
DAC '80 Proceedings of the 17th Design Automation Conference
Development and application of a designer oriented cyclic simulator
DAC '76 Proceedings of the 13th Design Automation Conference
A high-density bipolar logic masterslice for small systems
IBM Journal of Research and Development
Design verification system for large-scale LSI designs
IBM Journal of Research and Development
Boolean comparison of hardware and flowcharts
IBM Journal of Research and Development
DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
TRIP: an automated technology mapping system
DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
Structured design verification: Function and timing
DAC '83 Proceedings of the 20th Design Automation Conference
Polaris: Polarity propagation algorithm for combinational logic synthesis
DAC '84 Proceedings of the 21st Design Automation Conference
LSS: a system for production logic synthesis
IBM Journal of Research and Development
IBM Journal of Research and Development
Hardware design and description languages in IBM
IBM Journal of Research and Development
LSS: a system for production logic synthesis
IBM Journal of Research and Development
Hi-index | 0.00 |
The design and verification subsystem (DAV) within IBM's engineering design system (EDS) was developed to significantly increase logic designer productivity. To obtain this gain in productivity, emphasis was placed on creating a system environment which would encourage a structured approach towards design. A key component within DAV is the logic transformation subsystem (LTS). Using LTS, the designer can automatically synthesize and map a higher-level logic description into a design implementation under cost, performance, and technology constraints. This paper describes the various uses of transformation within a structured design context and provides details on the implementation of LTS.