HEX: An instruction-driven approach to feature extraction

Authors:
Mark Hofmann;Ulrich Lauther
Affiliations:
Department of Electrical Engineering and Computer Science, Electronics Research Laboratory, University of California, Berkeley, California;Siemens AG, DES 412, Schertlinstr. 8, D-8000 Munich 70, FRG
Venue:
DAC '83 Proceedings of the 20th Design Automation Conference
Year:
1983

Citing 5
Cited 3

An O (N log N) algorithm for Boolean mask operations

DAC '81 Proceedings of the 18th Design Automation Conference
A CODASYL CAD data base system

DAC '81 Proceedings of the 18th Design Automation Conference
Automatic VLSI layout verification

DAC '81 Proceedings of the 18th Design Automation Conference
Automatic circuit analysis based on mask information

DAC '76 Proceedings of the 13th Design Automation Conference
A symbolic design system for integrated circuits

DAC '82 Proceedings of the 19th Design Automation Conference

A technology independent approach to hierarchical IC layout extraction

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Hierarchical layout verification for submicron designs

EURO-DAC '90 Proceedings of the conference on European design automation
CIRCE: a program for parasitic parameter extraction

EURO-DAC '90 Proceedings of the conference on European design automation

Quantified Score

Hi-index	0.00

Visualization

Abstract

HEX is a general purpose geometric feature extractor with an integrated circuit layout emphasis. It differs from previous extractors in that it is process-independent and has the ability to do a simple or detailed extraction of circuit features depending on a user-provided sequence of instructions. Internally the extraction process is carried out by an “instruction engine”. The extractor produces an output graph showing feature connectivity and attaches extracted attributes to the feature nodes. In circuit applications the post-processed output is suitable for detailed simulation. HEX is currently in use at Siemens Corporation, West Germany.