A performance evaluation of the multiple bus network for multiprocessor systems

Authors:
Mateo Valero;José M. Llaberia;Jesús Labarta;Emilio Sanvicente;Tomás Lang
Affiliations:
Facultad Informática, Barcelona, Spain;Facultad Informática, Barcelona, Spain;Facultad Informática, Barcelona, Spain;E.T.S.I. Telecomunicación. Barcelona, Spain;Comp. Science Dept. UCLA, California
Venue:
SIGMETRICS '83 Proceedings of the 1983 ACM SIGMETRICS conference on Measurement and modeling of computer systems
Year:
1983

Citing 2
Cited 5

Interference in multiprocessor computer systems with interleaved memory

Communications of the ACM
An analysis of the instruction execution rate in certain computer structures

An analysis of the instruction execution rate in certain computer structures

Product-Form Solution Techniques for the Performance Analysis of Multiple-Bus Multiprocessor Systems with Nonuniform Memory References

IEEE Transactions on Computers
Analysis and simulation of multiplexed single-bus networks with and without buffering

ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
A Closed-Form Solution for the Perfornance Analysis of Multiple-Bus Multiprocessor Systems

IEEE Transactions on Computers
Performance analysis of common bus multimicroprocessor systems

Journal of Systems and Software
On the product-form solution of a class of multiple-bus multiprocessor system models

Journal of Systems and Software

Quantified Score

Hi-index	0.01

Visualization

Abstract

In this paper we present a mathematical model to compute the bandwidth of the multiple bus interconnection network. Due to the computational complexity associated with the exact solution, the processors are removed from the queues at the end of each memory cycle to facilitate the analysis. This leads to approximate solutions which are both easier to obtain and very accurate.