Interference in multiprocessor computer systems with interleaved memory
Communications of the ACM
Principles of Discrete Event Simulation
Principles of Discrete Event Simulation
A performance evaluation of the multiple bus network for multiprocessor systems
SIGMETRICS '83 Proceedings of the 1983 ACM SIGMETRICS conference on Measurement and modeling of computer systems
An approximate analysis of multiprocessor systems
SIGMETRICS '83 Proceedings of the 1983 ACM SIGMETRICS conference on Measurement and modeling of computer systems
Analysis of a Shared Resource MIMD Computer Organization
IEEE Transactions on Computers
Interference in Multiprocessor Systems with Localized Memory Access Probabilities
IEEE Transactions on Computers
Markov Models for Multiple Bus Multiprocessor Systems
IEEE Transactions on Computers
Analysis of Memory Interference in Multiprocessors
IEEE Transactions on Computers
A General Model for Memory Interference in Multiprocessors
IEEE Transactions on Computers
A Closed-Form Solution for the Perfornance Analysis of Multiple-Bus Multiprocessor Systems
IEEE Transactions on Computers
On the Performance of Certain Multiprocessor Computer Organizations
IEEE Transactions on Computers
Comparative Performance Analysis of Single Bus Multiprocessor Architectures
IEEE Transactions on Computers
Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors
IEEE Transactions on Computers
A Simple Model of Processor Resource Utilization in Networks of Communicating Modules
IEEE Transactions on Computers
| Hi-index | 0.00 |
Performance analysis of a common bus multimicroprocessor system is given, utilizing bus interference and speedup as measures. Three mathematical models are developed, one a discrete time queueing model, the second a Markov model, and the third an approximate-probability model. Comparison of results obtained with hardware measurements and a computer simulation help calibrate these mathematical models.