Computer Interconnection Structures: Taxonomy, Characteristics, and Examples
ACM Computing Surveys (CSUR)
Poly-Processor System analysis and design
ISCA '77 Proceedings of the 4th annual symposium on Computer architecture
Reduction of memory interference in multiprocessor systems
ISCA '77 Proceedings of the 4th annual symposium on Computer architecture
Dynamic function exchanging mechanism in Poly-Processor system
ISCA '79 Proceedings of the 6th annual symposium on Computer architecture
Multiprocessor hardware: An architectural overview
ACM '80 Proceedings of the ACM 1980 annual conference
An operating system kernel mechanism for the poly-processor system PPS-R
AFIPS '80 Proceedings of the May 19-22, 1980, national computer conference
| Hi-index | 0.00 |
This paper discusses the design of interconnection modules for a multiprocessor system which consists of many small and functionally specialized processors. It is proposed that the information, i.e. programs, data etc., used in the system should be divided into three categories; private information, command data and shared data, according to the analysis of software simulation results. Private information is stored in a memory provided exclusively for each processor. Command data is transferred directly between processors to initiate a function in other processors. Shared data is stored in a memory shared by several processors. For command data and shared data, two different connection modules are provided; the interprocessor connection module using common bus technique, and the processor-memory connection module using crossbar switch technique. The effects of information partitioning on the performance and cost of the system are analyzed. It is verified that the interprocessor connection module technique is preferable than a few possible alternatives through the design analysis and the implementation of a pilot model system.