Issues in IC implementation of high level, abstract designs

Authors:
Jin H. Kim;Daniel P. Siewiorek
Affiliations:
-;-
Venue:
DAC '80 Proceedings of the 17th Design Automation Conference
Year:
1980

Citing 8
Cited 1

A Review and Evaluation of Software Science

ACM Computing Surveys (CSUR)
Methods for hierarchical automatic layout of custom LSI circuit masks

DAC '78 Proceedings of the 15th Design Automation Conference
Register-transfer level digital design automation: The allocation process

DAC '78 Proceedings of the 15th Design Automation Conference
A technology-relative computer-aided design system: Abstract representations, transformations, and design tradeoffs

DAC '78 Proceedings of the 15th Design Automation Conference
Automatic layout of low-cost quick-turnaround random-logic custom LSI devices

DAC '76 Proceedings of the 13th Design Automation Conference
The CMU design automation system: An example of automated data path design

DAC '79 Proceedings of the 16th Design Automation Conference
On deriving a relation between circuits and input/output by analyzing an equivalent program

ACM SIGPLAN Notices
Computer structures: Readings and examples (McGraw-Hill computer science series)

Computer structures: Readings and examples (McGraw-Hill computer science series)

Recent developments in representation in the science of design

DAC '81 Proceedings of the 18th Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

With the exponential explosion in chip complexity there is a growing need for high level design aids. A preliminary experiment was conducted in mating a hierarchical, top-down DA system for data paths with an existing IC placement and router. Nine designs ranging in complexity from 7 to 150 register transfers were synthesized. Strong correlations were observed between high level, abstract measures and final placed and routed chip area. It was observed that use of logic primitives of a moderate level abstraction yielded a 50% savings in placed and routed chip area.