Experience Using Multiprocessor Systems—A Status Report
ACM Computing Surveys (CSUR)
Combinatorially implosive algorithms
Communications of the ACM
Communicating sequential processes
Communications of the ACM
Multimicroprocessor Systems
Computer Structures: Principles and Examples
Computer Structures: Principles and Examples
Introduction to VLSI Systems
Size, power, and speed (Keynote Address)
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
Resource allocation in rectangular CC-banyans
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
A retrospective on the Dorado, a high-performance personal computer
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
A communication structure for a multiprocessor computer with distributed global memory
ISCA '83 Proceedings of the 10th annual international symposium on Computer architecture
Resource allocation in rectangular SW banyans
ISCA '82 Proceedings of the 9th annual symposium on Computer Architecture
Banyan networks for partitioning multiprocessor systems
ISCA '73 Proceedings of the 1st annual symposium on Computer architecture
| Hi-index | 0.00 |
Design principles for MIMD multiprocessor computers with virtual memory based on a common, global and uniform logical address space, supporting parallel, procedural languages such as Ada (Ada is a registered trademark of the US Government, AJPO), are discussed. The major design issues are identified and suggested solutions given, the most important of which are distributed, associative address translation, and local mechanisms supporting efficient resource allocation policies to reduce over-all communication costs. Arguments are given for using shared memory and bus-based global communication. Some preliminary studies of bus-based intercommunication schemes, parallel language implementation, capacity simulation and VLSI implementation are reviewed, as well as a number of existing experimental and commercial multiprocessors. Finally an experimental system for evaluation of different mechanisms and policies in systems of the suggested type is outlined.