TEGAS2—anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logic
DAC '72 Proceedings of the 9th Design Automation Workshop
Time flow mechanisms for use in digital logic simulation
WSC '71 Proceedings of the 5th conference on Winter simulation
| Hi-index | 0.00 |
The needs for Digital Logic Simulation to analyze design timing problems, such as spike and hazards, has been shown previously (1). In this paper, methods for detecting timing problems are investigated and analyzed. A technique is developed to perform spike and hazard analysis in a less pessimistic approach than has been used previously. It was implemented as an extension of the TEGAS2 simulation system (2) and is capable of associating different turn-on and turn-off propagation delays with an element.