Switching and Finite Automata Theory: Computer Science Series
Switching and Finite Automata Theory: Computer Science Series
SOSP '87 Proceedings of the eleventh ACM Symposium on Operating systems principles
Hashed and hierarchical timing wheels: efficient data structures for implementing a timer facility
IEEE/ACM Transactions on Networking (TON)
Event manipulation for discrete simulations requiring large numbers of events
Communications of the ACM
A comparison of simulation event list algorithms
Communications of the ACM
Modular requirements for digital logic simulation at a predefined functional level
ACM '72 Proceedings of the ACM annual conference - Volume 1
Event list management - a tutorial
WSC '83 Proceedings of the 15th conference on Winter Simulation - Volume 2
Table lookup techniques for fast and flexible digital logic simulation
DAC '80 Proceedings of the 17th Design Automation Conference
Non-integral event timing for digital logic simulation
DAC '76 Proceedings of the 13th Design Automation Conference
Techniques and modules for element specification in a time - delay logic simulator
ANSS '73 Proceedings of the 1st symposium on Simulation of computer systems
Digital logic simulation models and evolving technology
DAC '75 Proceedings of the 12th Design Automation Conference
Three levels of accuracy for the simulation of different fault types in digital systems
DAC '75 Proceedings of the 12th Design Automation Conference
Speed and accuracy in digital network simulation based on structural modeling
DAC '82 Proceedings of the 19th Design Automation Conference
An improved events list algorithm
WSC '77 Proceedings of the 9th conference on Winter simulation - Volume 2
Implemented techniques for handling spikes in an assignable delay simulator
WSC '74 Proceedings of the 7th conference on Winter simulation - Volume 2
Modular requirements for digital logic simulation at a predefined functional level
ACM SIGDA Newsletter
Hi-index | 0.03 |
Implementation of a system for the simulation of the time domain operation of a deterministic digital logic net involves consideration of problems different from those encountered simulation of the time domain operation of a stochastic system. Examination of two different simulation time flow mechanisms illustrates how each technique may be applied to the simulation of logic nets. The design goals for a general purpose logic simulator are examined and the implementation techniques used in TEGAS2 are illustrated.