IEA/AIE '88 Proceedings of the 1st international conference on Industrial and engineering applications of artificial intelligence and expert systems - Volume 1
Timing analysis for digital fault simulation using assignable delays
25 years of DAC Papers on Twenty-five years of electronic design automation
Operational features of a MOS timing simulator
25 years of DAC Papers on Twenty-five years of electronic design automation
Verification of timing constraints on large digital systems
25 years of DAC Papers on Twenty-five years of electronic design automation
Algorithms for accuracy enhancement in a hardware logic simulator
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
HLSIM—a new hierarchical logic simulator and netlist converter
DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
A data structure for circuit net lists
DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
An extensible object-oriented mixed-mod functional simulation system
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
CADTOOLS: a CAD algorithm development system
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
A unified approach to simulation and timing verification at the functional level
DAC '85 Proceedings of the 22nd ACM/IEEE Design Automation Conference
A workstation-mixed model circuit simulator
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
CAD tool interchangeability through Net list translation
ACM SIGDA Newsletter
Mixed-level simulation from a hierarchical CHDL
ACM SIGDA Newsletter
Modular requirements for digital logic simulation at a predefined functional level
ACM '72 Proceedings of the ACM annual conference - Volume 1
An integrated system for interactive editing of schematics, logic simulation and PCB layout design
DAC '78 Proceedings of the 15th Design Automation Conference
SALOGS-IV-A program to perform logic simulation and fault diagnosis
DAC '78 Proceedings of the 15th Design Automation Conference
Dynamic and deductive fault simulation
DAC '78 Proceedings of the 15th Design Automation Conference
Functional testing A user looks at logic simulation
DAC '73 Proceedings of the 10th Design Automation Workshop
Integrated techniques for functional and gate-level digital logic simulation
DAC '73 Proceedings of the 10th Design Automation Workshop
A new test pattern generation system
DAC '80 Proceedings of the 17th Design Automation Conference
Verification of timing constraints on large digital systems
DAC '80 Proceedings of the 17th Design Automation Conference
An accurate functional level concurrent fault simulator
DAC '80 Proceedings of the 17th Design Automation Conference
The management of engineering changes using the PRIMUS system
DAC '80 Proceedings of the 17th Design Automation Conference
Functional simulation in the lamp system
DAC '76 Proceedings of the 13th Design Automation Conference
F/LOGIC - An interactive fault and logic simulator for digital circuits
DAC '76 Proceedings of the 13th Design Automation Conference
Modelling techniques for dynamic logic and test pattern generation of a microprocessor
Proceedings of the Symposium on Design Automation and Microprocessors
An integrated system for computer design
DAC '75 Proceedings of the 12th Design Automation Conference
Digital logic simulation models and evolving technology
DAC '75 Proceedings of the 12th Design Automation Conference
Operational features of an MOS timing simulator
DAC '75 Proceedings of the 12th Design Automation Conference
Three levels of accuracy for the simulation of different fault types in digital systems
DAC '75 Proceedings of the 12th Design Automation Conference
DAC '75 Proceedings of the 12th Design Automation Conference
A new look at test generation and verification
DAC '77 Proceedings of the 14th Design Automation Conference
An efficient method of fault simulation for digital circuits modeled from boolean gates and memories
DAC '77 Proceedings of the 14th Design Automation Conference
An hierarchical language for the structural description of digital systems
DAC '77 Proceedings of the 14th Design Automation Conference
Computer-aided design of electrical circuits Simulation techniques (A Tutorial)
ACM '81 Proceedings of the ACM '81 conference
Implemented techniques for handling spikes in an assignable delay simulator
WSC '74 Proceedings of the 7th conference on Winter simulation - Volume 2
Timing analysis for digital fault simulation using assignable delays
DAC '74 Proceedings of the 11th Design Automation Workshop
SILOG: A practical tool for large digital network simulation
DAC '79 Proceedings of the 16th Design Automation Conference
Massively parallel array processor for logic, fault, and design error simulation
HPCA '95 Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture
A Simulation Tool for Design Error Models Utilizing Error Compression and Sampling
SS '96 Proceedings of the 29th Annual Simulation Symposium (SS '96)
Some Recent Advances in Software and Hardware Logic Simulation
VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
An accurate model for ambiguity delay simulation
EURO-DAC '90 Proceedings of the conference on European design automation
Modular requirements for digital logic simulation at a predefined functional level
ACM SIGDA Newsletter
A minicomputer-based logic circuit fault simulator
ACM SIGDA Newsletter
Design for Testability A Survey
IEEE Transactions on Computers
Fault insertion techniques and models for digital logic simulation
AFIPS '72 (Fall, part II) Proceedings of the December 5-7, 1972, fall joint computer conference, part II
LSI logic testing: an overview
IEEE Transactions on Computers
Hi-index | 0.01 |
This paper will attempt to consider requirements and problems encountered in the development of digital logic simulation and test generation systems. The procedure for doing this will be to first consider requirements and general considerations for a particular simulation system (TEGAS2(1,2)TEST GENERATION AND SIMULATION) and then to dissect the system into its major constituent parts with a discussion of adopted techniques and experiences. It is obvious that a detailed discussion of this sort would require far more space than permitted in these proceedings. Therefore, an attempt will be made to discuss the most important considerations for system design and development.