The art of computer programming, volume 1 (3rd ed.): fundamental algorithms
The art of computer programming, volume 1 (3rd ed.): fundamental algorithms
The Design and Analysis of Computer Algorithms
The Design and Analysis of Computer Algorithms
Integrated techniques for functional and gate-level digital logic simulation
DAC '73 Proceedings of the 10th Design Automation Workshop
TEGAS2—anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logic
DAC '72 Proceedings of the 9th Design Automation Workshop
SABLE: A tool for generating structured, multi-level simulations
25 years of DAC Papers on Twenty-five years of electronic design automation
Functional simulation and fault diagnosis
DAC '78 Proceedings of the 15th Design Automation Conference
A module level simulation technique for systems composed of LSI's and MSI's
DAC '78 Proceedings of the 15th Design Automation Conference
The design and implementation of fault insertion capabilities for ISPS
DAC '80 Proceedings of the 17th Design Automation Conference
An accurate functional level concurrent fault simulator
DAC '80 Proceedings of the 17th Design Automation Conference
The incorporation of functional level element routines into an existing digital simulation system
DAC '80 Proceedings of the 17th Design Automation Conference
MIXS: A mixed level simulator for large digital system logic verification
DAC '80 Proceedings of the 17th Design Automation Conference
Functional level simulation at Raytheon
DAC '80 Proceedings of the 17th Design Automation Conference
Design aids and hardware testing of microprocessor system circuit packs
Proceedings of the Symposium on Design Automation and Microprocessors
Fault modeling in a hierarchical simulator
DAC '77 Proceedings of the 14th Design Automation Conference
Concurrent fault simulation and functional level modeling
DAC '77 Proceedings of the 14th Design Automation Conference
An efficient method of fault simulation for digital circuits modeled from boolean gates and memories
DAC '77 Proceedings of the 14th Design Automation Conference
A Design Verification and Logic Validation System
DAC '77 Proceedings of the 14th Design Automation Conference
Computer-aided design of electrical circuits Simulation techniques (A Tutorial)
ACM '81 Proceedings of the ACM '81 conference
Behavioral-level test development
DAC '79 Proceedings of the 16th Design Automation Conference
SABLE: A tool for generating structured, multi-level simulations
DAC '79 Proceedings of the 16th Design Automation Conference
Hierarchical modeling and simulation in VISTA
DAC '79 Proceedings of the 16th Design Automation Conference
Developments in computer simulation of gate level physical logic
DAC '79 Proceedings of the 16th Design Automation Conference
Deductive Fault Simulation with Functional Blocks
IEEE Transactions on Computers
Modeling and Digital Simulation for Design Verification and Diagnosis
IEEE Transactions on Computers
| Hi-index | 0.01 |
The effective use of simulation for logic verification and test evaluation frequently requires simulation capabilities at different levels of detail. This paper discusses the functional level simulation capability in the LAMP system at Bell Laboratories and its relation to gate level simulation. The Function Definition Language (FDL) used for specifying the behavior of functional blocks is discussed. Functions described in this language can be embedded in gate level circuits and simulated to determine the normal circuit behavior or faulty behavior. Classical faults external to functions and user specified internal faults in functions may be simulated. The effectiveness of functional simulation has been demonstrated in a number of applications such as memory modules in a large controller of an Electronic Switching System, the ROM in a small controller and an entire microprocessor treated as an interconnection of a few functional blocks.