Deductive Fault Simulation with Functional Blocks

Authors:
P. R. Menon;S. G. Chappell
Affiliations:
Bell Laboratories;-
Venue:
IEEE Transactions on Computers
Year:
1978

Citing 4
Cited 2

Functional simulation in the lamp system

DAC '76 Proceedings of the 13th Design Automation Conference
A Deductive Method for Simulating Faults in Logic Circuits

IEEE Transactions on Computers
Comparison of Parallel and Deductive Fault Simulation Methods

IEEE Transactions on Computers
A model and implementation of a universal time delay simulator for large digital nets

AFIPS '70 (Spring) Proceedings of the May 5-7, 1970, spring joint computer conference

Deductive Fault Simulation of Internal Faults of Inverter-Free Circuits and Programmable Logic Arrays

IEEE Transactions on Computers
Test Generation Algorithms for Computer Hardware Description Languages

IEEE Transactions on Computers

Quantified Score

Hi-index	14.99

Visualization

Abstract

This paper presents a method of propagating the effects of faults through functional blocks using the deductive (fault list) technique. An extension of the method is shown to be effective for simulating internal faults in functional blocks. The techniques presented here have been used for implementing the functional simulation capability in the Logic Analysis for Maintenance Planning (LAMP) System at Bell Laboratories.