Analysis of actual fault mechanisms in CMOS logic gates
DAC '76 Proceedings of the 13th Design Automation Conference
TEGAS2—anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logic
DAC '72 Proceedings of the 9th Design Automation Workshop
A statistical method for test sequence evaluation*
DAC '75 Proceedings of the 12th Design Automation Conference
The CMU design automation system: an example of automated data path design
25 years of DAC Papers on Twenty-five years of electronic design automation
A new approach to distributed functional fault modeling
WSC '86 Proceedings of the 18th conference on Winter simulation
Testing and Debugging Custom Integrated Circuits
ACM Computing Surveys (CSUR)
HISDL—a structure description language
Communications of the ACM
Computer-aided design of electrical circuits Simulation techniques (A Tutorial)
ACM '81 Proceedings of the ACM '81 conference
The CMU design automation system: An example of automated data path design
DAC '79 Proceedings of the 16th Design Automation Conference
Developments in computer simulation of gate level physical logic
DAC '79 Proceedings of the 16th Design Automation Conference
| Hi-index | 0.02 |
The simulation algorithm for multiple logic levels modeling considerations and the network and simulation languages used in SALOGS, Version IV, are discussed. Also presented is the method for fault diagnosis and test sequence generation and the philosophy used in the code development.