Employing Logic-Enhanced Memory for High-performance ATM Network Interfaces

Authors:
Henky Agusleo;Nandit Soparkar
Affiliations:
-;-
Venue:
HPDC '96 Proceedings of the 5th IEEE International Symposium on High Performance Distributed Computing
Year:
1996

Citing 10
Cited 1

The VMP network adapter board (NAB): high-performance network communication for multiprocessors

SIGCOMM '88 Symposium proceedings on Communications architectures and protocols
The design of nectar: a network backplane for heterogeneous multicomputers

ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
Computer graphics: principles and practice (2nd ed.)

Computer graphics: principles and practice (2nd ed.)
Architectural considerations for a new generation of protocols

SIGCOMM '90 Proceedings of the ACM symposium on Communications architectures & protocols
A high-performance host interface for ATM networks

SIGCOMM '91 Proceedings of the conference on Communications architecture & protocols
Data networks (2nd ed.)

Data networks (2nd ed.)
Breaking the Frame-Buffer Bottleneck with Logic-Enhanced Memories

IEEE Computer Graphics and Applications
ATM: theory and application

ATM: theory and application
Logic-enhanced memories for data-intensive processing

MTDT '95 Proceedings of the 1995 IEEE International Workshop on Memory Technology, Design and Testing
EXECUBE-A New Architecture for Scaleable MPPs

ICPP '94 Proceedings of the 1994 International Conference on Parallel Processing - Volume 01

Supporting parallel applications on clusters of workstations: The Virtual Communication Machine-based architecture

Cluster Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

With the advent of Asynchronous Transfer Mode (ATM), network speeds are increasing substantially, and the greater communication bandwidth provides considerable potential for distributed applications. However, communication throughput delivered to the user applications has not increased as rapidly: network interfacing has become the next bottleneck. Consequently, better designs for network interfaces are essential to take full advantage of the higher-speed communication links such as the ATM. We present a novel hardware architecture for an ATM network interface employing memory with select on-chip data processing logic; i.e., logic-enhanced memory (LEM). We exhibit how LEM-based interfaces are particularly suitable for servers where the majority of the operations are memory-intensive processing for client requests.