66MHz 2.3M Ternary Dynamic Content Addressable Memory

Authors:
Valerie Lines;Abdullah Ahmed;Peter Ma;Stanley Ma;Robert McKenzie;Hong-Seok Kim;Cynthia Mar
Affiliations:
-;-;-;-;-;-;-
Venue:
MTDT '00 Proceedings of the 2000 IEEE International Workshop on Memory Technology, Design and Testing
Year:
2000

Citing 0
Cited 3

Assessment and optimization of schemes for tracking and routing to mobile users in packet-based networks

Computer Networks: The International Journal of Computer and Telecommunications Networking
Testing comparison faults of ternary CAMs based on comparison faults of binary CAMs

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Ternary CAM power and delay model: extensions and uses

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes a 66MHz 2.3M Content Addressable Memory (CAM) which uses DRAM technology for the basic ternary CAM cell. The chip's architecture allows a high-speed search operation and single cycle learning. The DRAM based cell structure enables implementation of a larger table size than is available in similar technology SRAM based CAMs. A new matchline sense amplifier allows fast, low power sensing of the matchline. Among the chip's many features are a DDR input interface and the ability to cascade up to eight parts without additional logic. The density and speed of this part make it suitable for many applications such as network switching.