Performing Scheduling and Storage Optimization Simultaneously Using Genetic Algorithms

Authors:
Elie Torbey;John Knight
Affiliations:
-;-
Venue:
MWSCAS '98 Proceedings of the 1998 Midwest Symposium on Systems and Circuits
Year:
1998

Citing 0
Cited 5

Efficient algorithms for acceptable design exploration

GLSVLSI '00 Proceedings of the 10th Great Lakes symposium on VLSI
Multiclock selection and synthesis for CDFGs using optimal clock sets and genetic algorithms

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Multi-objective efficient design space exploration and architectural synthesis of an application specific processor (ASP)

Microprocessors & Microsystems
Rapid exploration of integrated scheduling and module selection in high level synthesis for application specific processor design

Microprocessors & Microsystems
MO-PSE: Adaptive multi-objective particle swarm optimization based design space exploration in architectural synthesis for application specific processor design

Advances in Engineering Software

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a method for performing scheduling and allocation of functional units simultaneously with storage optimization in high-level synthesis using Genetic Algorithms. The method involves augmenting a standard CDFG with storage operations and scheduling these operations on available storage units. The resulting synthesis tool is flexible and can support any type of storage units from registers, to multi-port register files and memories. Results on typical circuits and benchmarks prove the flexibility and performance of this technique.