The impact of extrinsic cache performance on predictability of real-time systems

Authors:
J. V. Busquets-Mataix;J. J. Serrano-Martin
Affiliations:
-;-
Venue:
RTCSA '95 Proceedings of the 2nd International Workshop on Real-Time Computing Systems and Applications
Year:
1995

Citing 18
Cited 0

Line (block) size choice for CPU cache memories

IEEE Transactions on Computers
Footprints in the cache

ACM Transactions on Computer Systems (TOCS)
Cache performance of operating system and multiprogramming workloads

ACM Transactions on Computer Systems (TOCS)
Performance tradeoffs in cache design

ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
An analytical cache model

ACM Transactions on Computer Systems (TOCS)
On the Fractal Dimension of Computer Programs and its Application to the Prediction of the Cache Miss Ratio

IEEE Transactions on Computers
Evaluating Associativity in CPU Caches

IEEE Transactions on Computers
Computer architecture: a quantitative approach

Computer architecture: a quantitative approach
Real-Time Scheduling Theory and Ada

Computer
Quick and easy cache performance analysis

ACM SIGARCH Computer Architecture News
The effect of context switches on cache performance

ASPLOS IV Proceedings of the fourth international conference on Architectural support for programming languages and operating systems
A Model of Workloads and its Use in Miss-Rate Prediction for Fully Associative Caches

IEEE Transactions on Computers
Hartstone Uniprocessor Benchmark: definitions and experiments for real-time systems

Real-Time Systems
Expected I-cache miss rates via the gap model

ISCA '94 Proceedings of the 21st annual international symposium on Computer architecture
Contrasting characteristics and cache performance of technical and multi-user commercial workloads

ASPLOS VI Proceedings of the sixth international conference on Architectural support for programming languages and operating systems
Preemptive priority-based scheduling: an appropriate engineering approach

Advances in real-time systems
Compiler support for software-based cache partitioning

LCTES '95 Proceedings of the ACM SIGPLAN 1995 workshop on Languages, compilers, & tools for real-time systems
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment

Journal of the ACM (JACM)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Cache memories are commonly avoided in real-time systems because of their unpredictable behavior. Recently, some research has been done to obtain tighter bounds on the worst case execution time of cached programs. These techniques usually assume a non preemptive underlying system. However, some techniques can be applied to allow the use of caches in preemptive systems. This paper compares methods for dealing with extrinsic cache behavior (inter-task cache interference). Time-domain oriented methods (the inter-task cache interference is incorporated in the schedulability analysis) are compared to space-domain oriented ones (increase of the cache predictability by assigning private cache partitions to tasks). The obtained results bound the applicability domain for each method for a variety of hardware and workload configurations. The results can be used as design guidelines.