High-performance computer architecture
High-performance computer architecture
Throughput Analysis of Cache-Based Multiprocessors with Multiple Buses
IEEE Transactions on Computers
The effect of sharing on the cache and bus performance of parallel programs
ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
ACM Computing Surveys (CSUR)
Cache Performance in the VAX-11/780
ACM Transactions on Computer Systems (TOCS)
Transient behavior of cache memories
ACM Transactions on Computer Systems (TOCS)
Communications of the ACM - Special issue on computer architecture
Organization and VLSI implementation of MIPS
Organization and VLSI implementation of MIPS
Aspects of Cache Memory and Instruction
Aspects of Cache Memory and Instruction
Design of a Computer—The Control Data 6600
Design of a Computer—The Control Data 6600
RECET - A Real-Time Cache Evaluation Tool
MASCOTS '95 Proceedings of the 3rd International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems
The impact of extrinsic cache performance on predictability of real-time systems
RTCSA '95 Proceedings of the 2nd International Workshop on Real-Time Computing Systems and Applications
| Hi-index | 0.00 |