Automatic Verification of Sequential Circuits Using Temporal Logic
IEEE Transactions on Computers
High-level synthesis: introduction to chip and system design
High-level synthesis: introduction to chip and system design
Problem-Solving Methods in Artificial Intelligence
Problem-Solving Methods in Artificial Intelligence
Hi-index | 0.01 |
A backward reasoning approach to verify a digital circuit is described. The proposed proof procedure is an augmentation of inductive reasoning over the states of a finite state machine. The augmentation addresses the issues related to reasoning with both the data and control paths of the circuit. The methodology has been illustrated with a lift controller example. Limitation of this proof approach is also identified.