Extensions to Programmable DSP architectures for Reduced Power Dissipation

Authors:
Mahesh Mehendale;S. D. Sherlekar;G. Venkatesh
Affiliations:
-;-;-
Venue:
VLSID '98 Proceedings of the Eleventh International Conference on VLSI Design: VLSI for Signal Processing
Year:
1998

Citing 0
Cited 5

Area and power reduction of embedded DSP systems using instruction compression and re-configurable encoding

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Clustered Loop Buffer Organization for Low Energy VLIW Embedded Processors

IEEE Transactions on Computers
Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding

Journal of VLSI Signal Processing Systems
Instruction buffering exploration for low energy embedded processors

Journal of Embedded Computing - Low-power Embedded Systems
Low power engineering

Embedded Systems Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present extensions to the programmable DSP architectures for reduced power dissipations. These extensions address power reduction in both external and internal busses, which form a major component of power dissipation in pipelined programmable processors such as DSPs. We present two techniques to reduce power dissipation in the program and data memory address busses, a technique to reduce cross-coupling related power dissipation in the program memory data bus and a technique for reducing power dissipation in the input busses of the ALU. We present results in terms of power savings using these techniques.