Synthesis of DMA Controllers from Architecture Independent Descriptions of HW/SW Communication Protocols

Authors:
Mattias O'Nils;Axel Jantsch
Affiliations:
-;-
Venue:
VLSID '99 Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance'
Year:
1999

Citing 0
Cited 4

Bandwidth tracing arbitration algorithm for mixed-clock SoC with dynamic priority adaptation

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Enabling run-time memory data transfer optimizations at the system level with automated extraction of embedded software metadata information

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Direct memory access usage optimization in network applications for reduced memory latency and energy consumption

Journal of Embedded Computing - PATMOS 2007 selected papers on low power electronics
Direct memory access optimization in wireless terminals for reduced memory latency and energy consumption

PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Starting from an architecture and implementation independent specification of hardware/software communication protocols, we present a protocol synthesis method that generates a mixed hardware and software implementation. For the hardware part, the synthesis method will generate an application specific direct memory access (DMA) controller for each protocol specification. Software parts of the generated implementation are components for initialization, synchronization and communication with the DMA controller. The protocol specification, with the grammar-based language ProGram, is used to model the HW/SW communication protocol. Since this approach is based on a device driver synthesis system for software solutions, which adopts the generated device drivers to a selected processor and kernel, the generated hardware/software solution can also be adopted to any processor and OS kernel. This lets the designer explore the design space for the communication protocols by trading off between performance and cost.