VLSI Implementation of 2-D DWT/IDWT Cores using 9/7-tap filter banks based on the Non-expansive Symmetric Extension Scheme

Authors:
Kavish Seth;S. Srinivasan
Affiliations:
Department of Electrical Engineering, Indian Institute Technology, Madras, Chennai-60036, India;Department of Electrical Engineering, Indian Institute Technology, Madras, Chennai-60036, India
Venue:
ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Year:
2002

Citing 5
Cited 2

Discrete-time signal processing

Discrete-time signal processing
Efficient realizations of analysis and synthesis filters based on the 2-D discrete wavelet transform

ICASSP '96 Proceedings of the Acoustics, Speech, and Signal Processing, 1996. on Conference Proceedings., 1996 IEEE International Conference - Volume 06
Discrete wavelet transform: data dependence analysis and synthesisof distributed memory and control array architectures

IEEE Transactions on Signal Processing
Efficient realizations of the discrete and continuous wavelettransforms: from single chip implementations to mappings on SIMD arraycomputers

IEEE Transactions on Signal Processing
A new, fast, and efficient image codec based on set partitioning in hierarchical trees

IEEE Transactions on Circuits and Systems for Video Technology

A Novel Architecture for Lifting-Based Discrete Wavelet Transform for JPEG2000 Standard suitable for VLSI implementation

VLSID '03 Proceedings of the 16th International Conference on VLSI Design
VLSI Architecture for Lifting-Based Shape-Adaptive Discrete Wavelet Transform with Odd-Symmetric Filters

Journal of VLSI Signal Processing Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper presents architectures and scheduling algorithms for the 2-D Discrete Wavelet Transform (DWT) and the Inverse Discrete Wavelet Transform (IDWT) using 9/7-tap filter banks based on the Non-expansive Symmetric Extension (NSE) scheme that reduces distortion at boundaries of reconstructed image. The hardware has been implemented for image blocks of size 32 x 32 pixels, up to third level of transform and cuts down the power consumption at architecture level by incorporating three techniques, viz., Canonic Sign Digit (CSD) and common sub-expression sharing technique, Gray code addressing mode and resource sharing. The implementation has been tested using 0.35 um (three metal) technology by simulation at functional, circuit and physical levels. The performance measures of implementation, viz., area, memory requirement, speed and power have been evaluated.