Interface Design Techniques for Single-Chip Systems

  • Authors:
  • Robert H. Bell, Jr.;Lizy Kurian John

  • Affiliations:
  • -;-

  • Venue:
  • VLSID '03 Proceedings of the 16th International Conference on VLSI Design
  • Year:
  • 2003

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper quantifies the performance of typical functionalunit interface designs in single-chip systems. Weintroduce a specific equation to guide the design of optimalmodule interfaces. We show how the equation andinterface considerations lead to more efficient queuestructures for request buffering. For a specific single-chipdesign, we use simulation to show that: 1) For low requestrates, queue structure is relatively unimportant to eithersystem request bandwidth or service latency; 2) For a narrowrange of request rates, queue structure has a significantimpact on system latency but not bandwidth; 3) Forhigh request rates, queue structure impacts bandwidth significantly;4) As request service latencies increase relativeto the queue size, the impact of the queue structuredecreases; 5) Given a particular range of request rates,the complexity of particular queue structures can betraded off with the desired system bandwidth and latencyperformance. For a particular single-chip system, a maximum29% bandwidth improvement and 60% latencyimprovement are achieved when using the more efficientqueue structures.