Power/Performance Advantages of Victim Buffer in High-Performance Processors

Authors:
Gianluca Albera;R. Iris Bahar
Affiliations:
-;-
Venue:
VOLTA '99 Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low-Power Design
Year:
1999

Citing 0
Cited 6

Parameterised system design based on genetic algorithms

Proceedings of the ninth international symposium on Hardware/software codesign
Application-adaptive intelligent cache memory system

ACM Transactions on Embedded Computing Systems (TECS)
Using a Victim Buffer in an Application-Specific Memory Hierarchy

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Improving data cache performance with integrated use of split caches, victim cache and stream buffers

MEDEA '04 Proceedings of the 2004 workshop on MEmory performance: DEaling with Applications , systems and architecture
Impact of level-2 cache sharing on the performance and power requirements of homogeneous multicore embedded systems

Microprocessors & Microsystems
Low power engineering

Embedded Systems Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose several different data cache configurations and analyze their power as well as performance implications on the processor. Unlike most existing work in low power microprocessor design, we explore a high performance processor with the latest innovations for performance. Using a detailed, architectural-level simulator, we evaluate full system performance using several different power/performance sensitive cache configurations. We then use the information obtained from the simulator to calculate the energy consumption of the memory hierarchy of the system. We show that victim buffer offers improved cache energy consumption over other techniques (10% compared to 3.8%), while at the same time provides comparable performance gains (3.54% compared to 3.45%).