A High Performance VLIW Processor for Finite Field Arithmetic

Authors:
C. Grabbe;M. Bednara;J. von zur Gathen;J. Shokrollahi;J. Teich
Affiliations:
-;-;-;-;-
Venue:
IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
Year:
2003

Citing 0
Cited 6

High-speed hardware implementations of Elliptic Curve Cryptography: A survey

Journal of Systems Architecture: the EUROMICRO Journal
FPGA implementation of high performance elliptic curve cryptographic processor over GF(2163)

Journal of Systems Architecture: the EUROMICRO Journal
FPGA implementations of elliptic curve cryptography and Tate pairing over a binary field

Journal of Systems Architecture: the EUROMICRO Journal
Vector Processing as a Soft Processor Accelerator

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Efficient finite field processor for GF(2163) and its implementation

International Journal of High Performance Systems Architecture
Dynamically reconfigurable register file for a softcore VLIW processor

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Finite field arithmetic forms the mathematical basis for a variety of applications from the area of cryptography and coding. For finite fields of large extension degrees (as for cryptography), arithmetic operations are computation intensive and require dedicated hardware support under given timing constraints. We present a new architecture of a high performance VLIW processor that can perform basic field operations in parallel as well as complex instructions as needed for elliptic curve cryptography. The control path is microcoded, so the instruction set can easily be modified or extended. The modular data path structure along with an FPGA-optimized design facilitate adaption to various resource and timing requirements.