Comparative Study of Parallel Algorithms for 3-D Capacitance Extraction on Distributed Memory Multiprocessors

  • Authors:
  • Affiliations:
  • Venue:
  • ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
  • Year:
  • 2000

Quantified Score

Hi-index 0.00

Visualization

Abstract

Very fast and accurate 3-D capacitance extraction is essential for ultra deep sub-micron design (UDSM) of integrated circuits. Parallel processing provides an approach to reducing the simulation turn-around time. In this paper, we present two parallel formulations for 3-D capacitance extraction, based on the fast multipole method (FMM) and the direct Boundary Element Method (BEM), respectively. We report detailed comparison results on parallel efficiency and memory scalability, on three different distributed memory platforms, including a 16 processor IBM SP2, an ATM network of 16 HP workstations, and an Ethernet network of 16 HP workstations.