HW-SW Co-Design and Verification of a Multi-Standard Video and Image Codec

Authors:
Albert Van der Werf
Affiliations:
-
Venue:
ISQED '01 Proceedings of the 2nd International Symposium on Quality Electronic Design
Year:
2001

Citing 2
Cited 3

DCT-Domain Embedded Memory Compression for Hybrid Video Coders

Journal of VLSI Signal Processing Systems - Special issue on recent advances in the design and implementation of signal processing systems
Image and Video Compression Standards: Algorithms and Architectures

Image and Video Compression Standards: Algorithms and Architectures

The Cost of Communication Protocols and Coordination Languages in Embedded Systems

COORDINATION '02 Proceedings of the 5th International Conference on Coordination Models and Languages
An Efficient Picture-Rate Up-Converter

Journal of VLSI Signal Processing Systems
Low-cost super-resolution algorithms implementation over a HW/SW video compression platform

EURASIP Journal on Applied Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

The impact of design quality on electronic designs being phenomenal, trend towards proven design methods have received considerable attention from the electronic design community. In this work, we present one such method followed in Philips Research for HW-SW co-design and verification. The method starts with an application code and goes through the various steps of HW-SW partitioning and verification and culminates in an IP with a proven design quality. We illustrate the method through the design of a multi-standard video and image codec.