Automatic production of controller specifications from control and timing behavioral descriptions

Authors:
S. Hayati;A. Parker
Affiliations:
University of Southern California, Los Angeles, CA;University of Southern California, Los Angeles, CA
Venue:
DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Year:
1989

Citing 0
Cited 6

Timing verification using HDTV

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
The FSM network model for behavioral synthesis of control-dominated machines

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
High-level synthesis from VHDL with exact timing constraints

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Protocol generation for communication channels

DAC '94 Proceedings of the 31st annual Design Automation Conference
Design of system interface modules

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Bus-Based Communication Synthesis on System-Level

ISSS '96 Proceedings of the 9th international symposium on System synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a method for the generation of controller specifications from high-level behavioral descriptions in control and timing graph form. Input descriptions may contain multiple timing constraints, asynchronous and synchronous inputs, data dependent internal loops, and parallel and conditional branches. The timing graph model is transformed automatically to a state table specification of a synchronous finite state machine. The specification method is effective not only for independent data processors, but also for processors constrained by interface requirements and performing I/O protocol translation. The method has been programmed and tested on selected examples. Results from one example are given along with a comparison with results on the same example from another system.