A logic design structure for LSI testability
DAC '77 Proceedings of the 14th Design Automation Conference
Scan-Path Architecture for Pseudorandom Testing
IEEE Design & Test
RISE++: A Symbolic Environment for Scan-Based Testing
IEEE Design & Test
Hi-index | 0.00 |