Energy-efficient data scrambling on memory-processor interfaces

Authors:
Luca Benini;Angelo Galati;Alberto Macii;Enrico Macii;Massimo Poncino
Affiliations:
Universita di Bologna, Bologna, ITALY;Politecnico di Torino, Torino, ITALY;Politecnico di Torino, Torino, ITALY;Politecnico di Torino, Torino, ITALY;Universita di Verona, Verona, ITALY
Venue:
Proceedings of the 2003 international symposium on Low power electronics and design
Year:
2003

Citing 4
Cited 3

Random number generators: good ones are hard to find

Communications of the ACM
Bus-invert coding for low-power I/O

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Smart Card Handbook

Smart Card Handbook
Examining Smart-Card Security under the Threat of Power Analysis Attacks

IEEE Transactions on Computers

Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach

Proceedings of the conference on Design, Automation and Test in Europe - Volume 3
Enhancing the security of time-division-multiplexing networks-on-chip through the use of multipath routing

Proceedings of the 4th International Workshop on Network on Chip Architectures
Power Analysis Attack Resistance Engineering by Dynamic Voltage and Frequency Scaling

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Crypto-processors are prone to security attacks based on the observation of their power consumption profile. We propose new techniques for increasing the non-determinism of such profile, which rely on the idea of introducing randomness in the bus data transfers. This is achieved by combining data scrambling with energy-efficient bus encoding, thus providing high information protection at no energy cost.Results on a set of bus traces originated by real-life applications demonstrate the applicability of the proposed solution.