High-Performance Low-Power Left-to-Right Array Multiplier Design
IEEE Transactions on Computers
Truncated Online Arithmetic with Applications to Communication Systems
IEEE Transactions on Computers
Proceedings of the 19th ACM Great Lakes symposium on VLSI
A timing-driven hybrid-compression algorithm for faster Sum-of-Products
CSS '07 Proceedings of the Fifth IASTED International Conference on Circuits, Signals and Systems
High-accuracy fixed-width modified booth multipliers for lossy applications
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Low power Wallace multiplier design based on wide counters
International Journal of Circuit Theory and Applications
Faster and energy-efficient signed multipliers
VLSI Design
| Hi-index | 0.01 |
Abstract: Column compression multipliers are frequently used in high-performance computer systems due to their short worst case delay. This paper examines the area, delay, and power characteristics of Dadda and Wallace column compression multipliers in deep submircon technology. Our analysis shows that Wallace multipliers have slightly more area and approximately the same worst case delay as Dadda multipliers. It also shows the importance of considering parasitic capacitances when determining the delay of column compression multipliers, since parasitics can increase the delay of the multiplier by over 60%. As multiplier size increases, the ratio of power to area also increases, due to longer interconnect lines and increased glitching.