Analog MAP Decoder for (8, 4) Hamming Code in Subthreshold CMOS

Authors:
Chris Winstead;Jie Dai;Woo Jin Kim;Scott Little;Yong-Bin Kim;Chris Myers;Christian Schlegel
Affiliations:
-;-;-;-;-;-;-
Venue:
ARVLSI '01 Proceedings of the 2001 Conference on Advanced Research in VLSI
Year:
2001

Citing 0
Cited 3

Iterative decoding in analog CMOS

Proceedings of the 13th ACM Great Lakes symposium on VLSI
A dual-function mixed-signal circuit for LDPC encoding/decoding

Integration, the VLSI Journal
Reversible low-density parity-check codes

IEEE Transactions on Information Theory

Quantified Score

Hi-index	0.07

Visualization

Abstract

An all-MOS analog implementation of a MAP decoder is presented for the (8, 4) extended Hamming code. This paper describes the design and analysis of a tail-biting trellis decoder implementation using subthreshold CMOS devices. A VLSI test chip has recently returned from fabrication, and preliminary test results indicate accurate decoding up to 20 MBit/s.