Performance measurements on a commercial multiprocessor running parallel code

Authors:
M. Annaratone;R. Rühl
Affiliations:
Integrated Systems Loborototy, Swiss Federal lnstitute of Technology, 8092 Zurich, Switzerland;Integrated Systems Loborototy, Swiss Federal lnstitute of Technology, 8092 Zurich, Switzerland
Venue:
ISCA '89 Proceedings of the 16th annual international symposium on Computer architecture
Year:
1989

Citing 6
Cited 0

Multiprocessor cache synchronization: issues, innovations, evolution

ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
VLSI assist for a multiprocessor

ASPLOS II Proceedings of the second international conference on Architectual support for programming languages and operating systems
Throughput Analysis of Cache-Based Multiprocessors with Multiple Buses

IEEE Transactions on Computers
Guide to parallel programming on Sequent computer systems: 2nd edition

Guide to parallel programming on Sequent computer systems: 2nd edition
The influence of parallel decomposition strategies on the performance of multiprocessor systems

ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
Cache Memories

ACM Computing Surveys (CSUR)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The multiprocessor Sequent Symmetry was first delivered to customers with write-through caches. Later on each machine was upgraded with copy-back caches. Because all the other architectural parameters were unchanged (main memory, bus, cache organization and size, and so on), this made it possible to measure the performance of a multiprocessor with no caches, write-through caches, and copy-back caches. We also study the impact that the language (FORTRAN and C) has on the performance of the machine.