Design of a high performance VLSI processor

Authors:
John L. Hennessy;Norman Jouppi;Steven Przybylski;Christopher Rowen;Thomas Gross
Affiliations:
-;-;-;-;-
Venue:
Design of a high performance VLSI processor
Year:
1983

Citing 0
Cited 4

An evaluation of branch architectures

ISCA '87 Proceedings of the 14th annual international symposium on Computer architecture
Multiplier/Shifter Design Tradeoffs in a 32-bit Microprocessor

IEEE Transactions on Computers
Pipeline Design Tradeoffs in a 32-bit Gallium Arsenide Microprocessor

IEEE Transactions on Computers
Acceleration of Nonnumeric Operations Using Hardware Support for the Ordered Table Hashing Algorithms

IEEE Transactions on Computers

Quantified Score

Hi-index	0.01

Visualization

Abstract

Current VLSI fabrication technology makes it possible to design a 32-bit CPU on a single chip. However, to achieve high performance from that processor, the architecture and implementation must be carefully designed and tuned. The MIPS processor incorporates some new architectural ideas into a single-chip, nMOS implementation. Processor performance is obtained by the careful integration of the software (e.g., compilers), the architecture, and the hardware implementation. This integrated view also simplifies the design, making it practical to implement the processor at a university.