Emulation of Hypercube Architecture on Nearest-Neighbor Mesh-Connected Processing Elements

Authors:
S. Matic
Affiliations:
-
Venue:
IEEE Transactions on Computers
Year:
1990

Citing 3
Cited 3

Gracefully Degradable Processor Arrays

IEEE Transactions on Computers
The Performance of Multicomputer Interconnection Networks

Computer
Introduction to VLSI Systems

Introduction to VLSI Systems

Executing Algorithms with Hypercube Topology on Torus Multicomputers

IEEE Transactions on Parallel and Distributed Systems
Hypercube Algorithms on Mesh Connected Multicomputers

IEEE Transactions on Parallel and Distributed Systems
Complete Exchange Algorithms for Meshes and Tori Using a Systematic Approach (Research Note)

Euro-Par '00 Proceedings from the 6th International Euro-Par Conference on Parallel Processing

Quantified Score

Hi-index	14.98

Visualization

Abstract

The problem of emulating a hypercube architecture on nearest-neighbor mesh (NNM) connected processing elements is addressed. The motivation for this study was the recent promotion of the transputer as a possibly very powerful building block of large highly parallel, scalable computer architectures. It is an attempt to achieve hypercubes of different dimensions with a constant, small number of links per processing element. The idea was investigated by means of some less abstract ways of reasoning and computer simulation in an attempt to find the best form of NNM connected processing element structures form the viewpoint of the optimization of certain parameters of the emulated hypercube.