Efficient low-degree interconnection networks for parallel processing: topologies, algorithms, vlsi layouts, and fault tolerance

Macro-Star Networks: Efficient Low-Degree Alternatives to Star Graphs

IEEE Transactions on Parallel and Distributed Systems

VLSI layout and packaging of butterfly networks

Proceedings of the twelfth annual ACM symposium on Parallel algorithms and architectures

Layout area of the hypercube: (extended abstract)

SODA '02 Proceedings of the thirteenth annual ACM-SIAM symposium on Discrete algorithms

AT2L2 o N2/2 for fast fourier transform in multilayer VLSI

Proceedings of the fourteenth annual ACM symposium on Parallel algorithms and architectures

On the VLSI Area and Bisection Width of Star Graphs and Hierarchical Cubic Networks

IPDPS '01 Proceedings of the 15th International Parallel & Distributed Processing Symposium

Routing and Embeddings in Super Cayley Graphs

PaCT '999 Proceedings of the 5th International Conference on Parallel Computing Technologies

RACE: A Software-Based Fault Tolerance Scheme for Systematically Transforming Ordinary Algorithms to Robust Algorithms

IPDPS '01 Proceedings of the 15th International Parallel & Distributed Processing Symposium

Multilayer VLSI Layout for Interconnection Networks

ICPP '00 Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing