Hardware spiking neural network with run-time reconfigurable connectivity in

  • Authors:
  • Daniel Roggen;Stephane Hofmann;Yann Thoma;Dario Floreano

  • Affiliations:
  • -;-;-;-

  • Venue:
  • EH '03 Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware
  • Year:
  • 2003

Quantified Score

Hi-index 0.00

Visualization

Abstract

A cellular hardware implementation of a spiking neuralnetwork with run-time reconfigurable connectivity is presented.It is implemented on a compact custom FPGA boardwhich provides a powerful reconfigurable hardware platformfor hardware and software design. Complementingthe system, a CPU synthesized on the FPGA takes care ofinterfacing the network with the external world. The FPGAboard and the hardware network are demonstrated in theform of a controller embedded on the Khepera robot for atask of obstacle avoidance. Finally, future implementationson new multi-cellular hardware are discussed.