Integration, the VLSI Journal
Lazy instruction scheduling: keeping performance, reducing power
Proceedings of the 13th international symposium on Low power electronics and design
Exploring the limits of early register release: Exploiting compiler analysis
ACM Transactions on Architecture and Code Optimization (TACO)
Mobile Information Systems - Mobile and Wireless Networks
A Predictive Model for Dynamic Microarchitectural Adaptivity Control
MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
Saving register-file static power by monitoring instruction sequence in ROB
Journal of Systems Architecture: the EUROMICRO Journal
Exploiting register-usage for saving register-file energy in embedded processors
EUC'05 Proceedings of the 2005 international conference on Embedded and Ubiquitous Computing
Compiler-driven leakage energy reduction in banked register files
PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Dynamic microarchitectural adaptation using machine learning
ACM Transactions on Architecture and Code Optimization (TACO)
| Hi-index | 0.00 |
The storage for speculative values in superscalar processors is oneof the main sources of complexity and power dissipation. In thispaper, we present a novel technique to reduce register requirementsas well as their dynamic and static power dissipation that is basedon delaying the dispatch of instructions while minimizing itsimpact on performance. The proposed technique outperforms previousschemes in both performance and power savings. With only 1.77% IPCloss, the mechanism achieves more than 13% dynamic and 15% staticextra power savings in the integer rename buffers and more than 9%dynamic and 10% static extra power savings in the FP renamebuffers. Significant power savings are also achieved if theprocessor uses a physical register file for both committed andnon-committed values instead of rename buffers. Additionally theregister requirements are reduced by more than 18% and 13% forinteger and FP programs respectively.