Fast incremental circuit analysis using extracted hierarchy
DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
A dynamically-directed switch model for MOS logic simulation
DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
A data-driven multiprocessor for switch-level simulation of vlsi circuits
A data-driven multiprocessor for switch-level simulation of vlsi circuits
Hi-index | 0.00 |
We have developed a switch-level simulator that combines the speed of compiled simulation algorithms with the flexibility and fast set-up times of interpretive schemes. Compiled simulation is fast for simple subcircuits and slow for certain complex ones. Interpretive schemes have a fast set-up time, but are slow in simulating simple circuits because of the overhead of the interpreted data structures. Our hybrid scheme, based on COSMOS and MOSSIM II, offers the best of both approaches, reducing simulation time for a variety of common circuits and saving a factor of 3 or more in set-up time.