Detecting and Locating Faults in VLSI Implementations of the Advanced Encryption Standard

Authors:
Guido Bertoni;Luca Breveglieri;Israel Koren;Paolo Maistri;Vincenzo Piuri
Affiliations:
-;-;-;-;-
Venue:
DFT '03 Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems
Year:
2003

Citing 0
Cited 5

Simple Error Detection Methods for Hardware Implementation of Advanced Encryption Standard

IEEE Transactions on Computers
An Operation-Centered Approach to Fault Detection in Symmetric Cryptography Ciphers

IEEE Transactions on Computers
Error detection and error correction procedures for the advanced encryption standard

Designs, Codes and Cryptography
An algorithm based mesh check-sum fault tolerant scheme for stream ciphers

International Journal of Communication Networks and Distributed Systems
A mesh check-sum ABFT scheme for stream ciphers

International Journal of Communication Networks and Distributed Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract

Concurrent fault detection for hardware implementations of the Advanced Encryption Standard (AES) may provide protection against random faults, and against an attacker who may maliciously inject faults in order to find the encryption secret key. We have recently developed such a scheme which is based on the parity code. In this paper we prove that the parity-based code detects all odd-order faults and allows the location of the most single transient and permanent faults.