Proceedings of the 18th ACM Great Lakes symposium on VLSI
Investigation and Reduction of Fault Sensitivity in the FlexRay Communication Controller Registers
SAFECOMP '08 Proceedings of the 27th international conference on Computer Safety, Reliability, and Security
Analysis of single-event effects in embedded processors for non-uniform fault tolerant design
IIT'09 Proceedings of the 6th international conference on Innovations in information technology
Classification of Activated Faults in the FlexRay-Based Networks
Journal of Electronic Testing: Theory and Applications
Investigation of transient fault effects in synchronous and asynchronous Network on Chip router
Journal of Systems Architecture: the EUROMICRO Journal
Rapid transient fault insertion in large digital systems
Microprocessors & Microsystems
| Hi-index | 0.00 |
This paper presents a fault injection tool, called SINJECT that supports several synthesizable and non-synthesizable fault models for dependability analysis of digital systems modeled by popular HDLs. The tool provides injection of transient and permanent faults into the Verilog as well as VHDL models of a digital circuit to study the fault behavior, fault propagation and fault coverage. Moreover, using specific simulators, the SINJECT provides a mixed-mode fault injection, i.e., fault injection into both Verilog and VHDL parts of a model, to achieve high description reality by Verilog and high capability modeling by VHDL. To demonstrate the tool, two case studies are evaluated: 1) an arithmetic processor with a non-synthesizable Verilog model, called ARP and 2) a VHDL model of 32-bit processor with a synthesizable ALU, called DP32. The results show that depending on the fault injection points in the ARP, the effects of faults were significantly different, while in the case of DP32, the fault coverage varied between 51 to 56 percent of total fault injected.