Analysis of benchmark characteristics and benchmark performance prediction
ACM Transactions on Computer Systems (TOCS)
SIGMETRICS '97 Proceedings of the 1997 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
An instruction timing model of CPU performance
25 years of the international symposia on Computer architecture (selected papers)
DROPS: OS support for distributed multimedia applications
Proceedings of the 8th ACM SIGOPS European workshop on Support for composing distributed applications
Efficient performance prediction for modern microprocessors
Proceedings of the 2000 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
Implementing Quicksort programs
Communications of the ACM
Measuring Cache and TLB Performance and Their Effect on Benchmark Runtimes
IEEE Transactions on Computers
OS-Controlled Cache Predictability for Real-Time Systems
RTAS '97 Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97)
Allowing cycle-stealing direct memory access I/O concurrent with hard-real-time programs
ICPADS '96 Proceedings of the 1996 International Conference on Parallel and Distributed Systems
Statistical Analysis of WCET for Scheduling
RTSS '01 Proceedings of the 22nd IEEE Real-Time Systems Symposium
A New Programming Model for Dependable Adaptive Real-Time Applications
IEEE Distributed Systems Online
Scanning workstation memory for malicious codes using dedicated coprocessors
Proceedings of the 44th annual Southeast regional conference
Copilot - a coprocessor-based kernel runtime integrity monitor
SSYM'04 Proceedings of the 13th conference on USENIX Security Symposium - Volume 13
Hard real-time performances in multiprocessor-embedded systems using ASMP-Linux
EURASIP Journal on Embedded Systems - Operating System Support for Embedded Real-Time Applications
Worst case delay analysis for memory interference in multicore systems
Proceedings of the Conference on Design, Automation and Test in Europe
| Hi-index | 0.00 |
Any data exchanged between the processor and mainmemory uses the memory bus, sharing it with data exchangedbetween I/O devices and main memory. If the processorand a device try to transfer data at the same time, animpact can be seen on the processor as well as on the device.As a result, the execution time of an application on theprocessor may increase due to the memory-bus load generatedby I/O devices. In real-time environments, this impactcan result in missed deadlines and a behavior that is differentto that intended by the designer of the system.This paper gives a method for describing and quantifyingthe impact of such load on applications executed by theprocessor.