On-Chip Communication Architectures: System on Chip Interconnect
On-Chip Communication Architectures: System on Chip Interconnect
Gate-level redundancy: a new design-for reliability paradigm for nanotechnologies
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A fault-tolerant interconnect mechanism for NMR nanoarchitectures
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
This paper provides an overview of the research onnanometer scale electronic switching devices.Suchdevices are likely to be used for building ultra-densityintegrated electronic computers of the future.Wefirst describe the problems faced by the downscalingof FET devices and then discuss the emerging alternatives:1) Carbon Nanotube transistors 2) Quantumeffect and single-electron devices and 3) Molecularelectronic devices.We discuss the basic operatingprinciple of each type of device.Here mathematicaldetails have been suppressed in favor of simpler understanding.The present state of the art for eachnew device is given, outlining the open problems forresearch.Finally, a possible time-line for their large-scaleimplementation is given.