Equation-based behavioral model generation for nonlinear analog circuits
DAC '96 Proceedings of the 33rd annual Design Automation Conference
System identification (2nd ed.): theory for the user
System identification (2nd ed.): theory for the user
Design challenges and emerging EDA solutions in mixed-signal IC design
Proceedings of the conference on Design, automation and test in Europe
Neural Network Design for Behavioral Model Generation with Shape Preserving Properties
BMAS '00 Proceedings of the 2000 IEEE/ACM international workshop on Behavioral modeling and simulation
Parameter Controlled Automatic Symbolic Analysis of Nonlinear Analog Circuits
Proceedings of the conference on Design, automation and test in Europe
A blind approach to Hammerstein model identification
IEEE Transactions on Signal Processing
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Projection-based approaches for model reduction of weakly nonlinear, time-varying systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Efficient linear circuit analysis by Pade approximation via the Lanczos process
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Chassis: A Platform for Verifying PMU Integration Using Autogenerated Behavioral Models
ACM Transactions on Design Automation of Electronic Systems (TODAES)
| Hi-index | 0.00 |
We present an extended method of automatic behavioral model generation for nonlinear analog circuits. The focus is on a decrease of simulation time. A procedural model formulation approach is introduced, together with a new simpli.cation method based on the recognition of physical transistor properties of the element models. The simplification process is performed with respect to simulation time, and a hierarchical modeling approach is proposed. The result of these extensions are models with an obvious speed-up in simulation time compared to the simulation of the original netlists.