A higher level modeling procedure for analog integrated circuits
Analog Integrated Circuits and Signal Processing - Special issue on computer-aided design of analog circuits and systems
The algorithmic analysis of hybrid systems
Theoretical Computer Science - Special issue on hybrid systems
Proceedings of the conference on Design, automation and test in Europe
Discrete Event Dynamic Systems
Journal of Global Optimization
The particle swarm optimization algorithm: convergence analysis and parameter selection
Information Processing Letters
Analog and RF circuit macromodels for system-level analysis
Proceedings of the 40th annual Design Automation Conference
Proceedings of the conference on Design, automation and test in Europe - Volume 1
An effective parameter extraction method based on memetic differential evolution algorithm
Microelectronics Journal
Genetic Algorithm and Semiconductor Device Model Parameter Extraction
WGEC '09 Proceedings of the 2009 Third International Conference on Genetic and Evolutionary Computing
An Efficient Method for Bottom-Up Extraction of Analog Behavioral Model Parameters
VLSID '10 Proceedings of the 2010 23rd International Conference on VLSI Design
Parallel genetic algorithm for SPICE model parameter extraction
IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Symbolic modeling of periodically time-varying systems using harmonic transfer matrices
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Projection-based approaches for model reduction of weakly nonlinear, time-varying systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Modeling nonlinear dynamics in analog circuits via root localization
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Post-silicon debugging of PMU integration errors using behavioral models
Integration, the VLSI Journal
Formal Verification of Analog and Mixed Signal Designs Using SPICE Circuit Simulation Traces
Journal of Electronic Testing: Theory and Applications
| Hi-index | 0.00 |
Power Management Units (PMUs) are large integrated circuits consisting of many predesigned mixed-signal components. PMU integration poses a serious verification problem considering the size of the integrated circuit and the complexity of analog simulation. In this article we present an approach for automatic generation of behavioral models for PMU components from top-down skeleton models, fitted with parameter values estimated by bottom-up parameter extraction algorithms. It is shown that replacing PMU components with these autogenerated hybrid automata-based abstract behavioral models enables significant simulation speedup ( 20X on our industrial test cases) and helps in early detection of integration errors. The article also justifies the level of accuracy in our models with respect to the goal of verifying integrated PMUs. The approach presented in this work is implemented in the form of a tool suite called Chassis.