Computer architecture: a quantitative approach
Computer architecture: a quantitative approach
Evaluation of the WM architecture
ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
Access ordering and effective memory bandwidth
Access ordering and effective memory bandwidth
Hitting the memory wall: implications of the obvious
ACM SIGARCH Computer Architecture News
The memory wall and the CMOS end-point
ACM SIGARCH Computer Architecture News
Studies of Windows NT performance using dynamic execution traces
OSDI '96 Proceedings of the second USENIX symposium on Operating systems design and implementation
Achieving high sustained performance in an unstructured mesh CFD application
SC '99 Proceedings of the 1999 ACM/IEEE conference on Supercomputing
Increasing Memory Bandwidth for Vector Computations
Proceedings of the International Conference on Programming Languages and System Architectures
Performance of the IPSC/860 Node Architecture
Performance of the IPSC/860 Node Architecture
lmbench: portable tools for performance analysis
ATEC '96 Proceedings of the 1996 annual conference on USENIX Annual Technical Conference
The implications of working set analysis on supercomputing memory hierarchy design
Proceedings of the 19th annual international conference on Supercomputing
Multi-terabit ip lookup using parallel bidirectional pipelines
Proceedings of the 5th conference on Computing frontiers
A comparative evaluation of hybrid distributed shared-memory systems
Journal of Systems Architecture: the EUROMICRO Journal
Virtual reuse distance analysis of SPECjvm2008 data locality
PPPJ '09 Proceedings of the 7th International Conference on Principles and Practice of Programming in Java
Sparse Matrix-Vector Multiplication on a Reconfigurable Supercomputer with Application
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Customized placement for high performance embedded processor caches
ARCS'07 Proceedings of the 20th international conference on Architecture of computing systems
A pattern based instruction encoding technique for high performance architectures
International Journal of High Performance Systems Architecture
An Adaptive Data Prefetcher for High-Performance Processors
CCGRID '10 Proceedings of the 2010 10th IEEE/ACM International Conference on Cluster, Cloud and Grid Computing
Parallel search on video cards
HotPar'09 Proceedings of the First USENIX conference on Hot topics in parallelism
Eliminating the memory bottleneck: an FPGA-based solution for 3d reverse time migration
Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays
Improved scalability by using hardware-aware thread affinities
Facing the multicore-challenge
Improved scalability by using hardware-aware thread affinities
Facing the multicore-challenge
Proceedings of the 2011 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness
Let there be light!: the future of memory systems is photonics and 3D stacking
Proceedings of the 2011 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness
Moguls: a model to explore the memory hierarchy for bandwidth improvements
Proceedings of the 38th annual international symposium on Computer architecture
Global-aware and multi-order context-based prefetching for high-performance processors
International Journal of High Performance Computing Applications
Bandwidth-aware reconfigurable cache design with hybrid memory technologies
Proceedings of the International Conference on Computer-Aided Design
DeadSpy: a tool to pinpoint program inefficiencies
Proceedings of the Tenth International Symposium on Code Generation and Optimization
Accelerating tandem MS protein database searches using OpenCL
Proceedings of the 3rd international workshop on Emerging computational methods for the life sciences
| Hi-index | 0.00 |
This paper looks at the evolution of the "Memory Wall" problem over the past decade. It begins by reviewing the short Computer Architecture News note that coined the phrase, including the motivation behind the note, the context in which it was written, and the controversy it sparked. What has changed over the years? Are we hitting the Memory Wall? And if so, for what types of applications?