A new state assignment technique for testing and low power

Authors:
Sungju Park;Sangwook Cho;Seiyang Yang;Maciej Ciesielski
Affiliations:
Hanyang University at Ansan, Korea;Hanyang University at Ansan, Korea;Pusan University, Korea;University of Massachusetts
Venue:
Proceedings of the 41st annual Design Automation Conference
Year:
2004

Citing 3
Cited 1

Switching and Finite Automata Theory: Computer Science Series

Switching and Finite Automata Theory: Computer Science Series
A comprehensive approach to the partial scan problem using implicit state enumeration

ITC '98 Proceedings of the 1998 IEEE International Test Conference
Guaranteeing Testability in Re-encoding for Low Power

ATS '97 Proceedings of the 6th Asian Test Symposium

Genetic algorithm-based FSM synthesis with area-power trade-offs

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In order to improve the testabilities and power consumption, a new state assignment technique based on m-block partition is introduced in this paper. The length and number of feedback cycles are reduced with minimal switching activity on the state variables. Experiment shows significant improvement in power dissipation and testabilities for benchmark circuits.