A comparative study of MOS VCOs for low voltage high performance operation

Authors:
J. H. C. Zhan;J. S. Duster;K. T. Kornegay
Affiliations:
Cornell University, Ithaca, New York;Cornell University, Ithaca, New York;Cornell University, Ithaca, New York
Venue:
Proceedings of the 2004 international symposium on Low power electronics and design
Year:
2004

Citing 0
Cited 2

Impact of gate-oxide tunneling on mixed-signal design and simulation of a nano-CMOS VCO

Microelectronics Journal
Design of parasitic and process-variation aware nano-CMOS RF circuits: a VCO case study

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Six 10GHz MOS VCOs were designed and fabricated in the IBM 6RF 0.25um CMOS process. Their oscillation frequency, output amplitude and phase noise performance are measured and compared, and the results confirm that replacing shielded-ground inductors with high-resistvity substrate inductors improves phase noise performance. Capacitive source degeneration has also been identified as a performance limiting mechanism in MOS based VCOs rather than performance enhancing as in BJT based VCOs.