Modeling of coplanar waveguide for buffered clock tree

Authors:
Jun Chen;Lei He
Affiliations:
University of California, Los Angeles, CA;University of California, Los Angeles, CA
Venue:
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Year:
2004

Citing 4
Cited 0

Clocktree RLC extraction with efficient inductance modeling

DATE '00 Proceedings of the conference on Design, automation and test in Europe
A physical model for the transient response of capacitively loaded distributed rlc interconnects

Proceedings of the 39th annual Design Automation Conference
Transmission line design of clock trees

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
A traveling-wave-based waveform approximation technique for the timing verification of single transmission lines

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Owing to inductive effect, coplanar waveguide (CPW) is widely used to achieve signal integrity in high performance clock designs. In this paper, we first propose a piece-wise linear (PWL) model for the far-end response of a CPW considering ramp input and capacitive loading. The PWL model has a high accuracy but uses at least 1000x less time compared to SPICE. We then apply the PWL model to synthesize the CPW geometry for clock trees considering constrains of rising time and oscillation at sinks. We obtain a spectrum of solutions with smooth tradeoff between area and power.