Large-scale linear circuit simulation with an inversed inductance matrix

Authors:
Chieki Mizuta;Jiro Iwai;Ken Machida;Tetsuro Kage;Hiroo Masuda
Affiliations:
Mathematical Systems Incorporated, Shinjuku, Shinjuku-ku, Tokyo, Japan;Mathematical Systems Incorporated, Shinjuku, Shinjuku-ku, Tokyo, Japan;Mathematical Systems Incorporated, Shinjuku, Shinjuku-ku, Tokyo, Japan;Semiconductor Technology Academic Center, Shin-yokohama, Kohoku-ku, Yokohama-shi, Kanagawa, Japan;Semiconductor Technology Academic Center, Shin-yokohama, Kohoku-ku, Yokohama-shi, Kanagawa, Japan
Venue:
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Year:
2004

Citing 2
Cited 1

Modeling magnetic coupling for on-chip interconnect

Proceedings of the 38th annual Design Automation Conference
How to efficiently capture on-chip inductance effects: introducing a new circuit element K

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design

Decoupling capacitance allocation for timing with statistical noise model and timing analysis

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.02

Visualization

Abstract

In this paper we show that by using an inversed form of an inductance matrix, the current variables become no more necessary in a transient analysis. Furthermore we have invented a way to remove them even in a steady state analysis while preserving the same sparse matrix topology throughout the both analyses. The removal has brought about a sufficiently effective speed-up and stability of calculation. It opens a way to the accurate numerical verification of large-scale signal integrity as in a power grid of LSI.